



This section will highlight some of the problem areas associated with high speed serial design.




At each layer from the media/physical layer to the system layer, different tasks requiring different tools by engineers with different skill emphasis are required to ensure a properly functioning product.




For Digital Designers there are three new problem areas that you will need to tackle as a result of transitioning to designs using high speed serial interconnects such as PCI Express. With edge rates at 100ps and faster, signal integrity becomes a critical factor in design success. Second, the encoding of data using 8b/10b requires that tools be able to display data in it's native format, preferably showing more than just 0's and 1's. Lastly, the replacement of the multi-drop parallel bus with a sophisticated swtich will require stimulus generation to play a much more active role in system testing and corner case exersizes of traffic on the serial bus.

← Simulation →	Physical	Laver	Link Layer	← Final
Modeling & Simulation	Device and Interconnect Characterization	Prototype Characterization	Turn-on Test	Functional Validation
•Model Accuracy •Simulation Speed •Fixture Effects •High Speed Effects	•Test Fixtures     •Probing     •Repeatability of     Measurement     •Conformance to     Specification	Probing     Stimulus     Conformance to     Specification     Jitter, ISI     BB/10B     Implementation	•Link Bring-up •System Integration •Packet transmission •Conformance to Specifications	Corner Case Testing     Switch Validation     Conformance to Specification     Interoperability     Boot Apps/OS
•Measurement Based Modeling •Non-linear simulation •De-embedding and Calibration of instrumentation	High Bandwidth Probing Characterization of Test Fixture Effects Access to Applications Knowledge Accurate Tools	<ul> <li>High Bandwidth Probing</li> <li>Low jitter signal sources</li> <li>Jitter applications</li> <li>Protocol Aware Measurement Tools</li> </ul>	Protocol Aware measurement tools     Flexibility of Probing     Coordinated Parallel and Serial bus Measurement     Protocol Compliant Signal Sources	Complex stimulus generation     Test automation support     Protocol aware measurement tools     Error injection real world stimulus


If we look deeper into what challenges and measurement solutions are required for each of the five phases, we see that Signal Integrity, probing of high speed serial signals, conformance to standards, and interoperability are major challenges. You need the right equipment and measurement expertise to get product to market quickly.




This slide shows how Agilent solutions map to each area of the PCI Express development task flow.




This section will highlight logic analysis solutions for PCI Express.



This section will focus on the system validation aspect of the product lifecycle.




The general look of the logic analysis solution is probing the target system with 1 of 2 types of probes (Mid-bus, Slot Interposer), probe cables extend from the front of the Analysis Probe (a rack mount width, ~1 ft. deep by ~ 1.5 in. high "pizza" box). The 16753 family logic analyzer cables plug directly into the top of the Analysis Probe box along the back without needing an adapter.




The general look of the solution will be probing the target system with 1 of 2 types of probes (Mid-bus, Slot Interposer), probe cables extend from the front of the Analysis Probe (a rack mount width, ~1 ft. deep by ~ 1.5 in. high "pizza" box). The 16754 family logic analyzer cables plug directly into the top of the Analysis Probe box along the back without needing an adapter.


Mid-bus (a connectorless solution) can be used in in chip-to-chip applications (where no end connection is available).




The Agilent logic analysis solution for PCI Express. Our packet analysis probe adds value when validating anywhere from the physical and transaction layers.




Here are the key specs for the N4220B probe.




Let's look at the first of three system issues – Connecting to our device.




There are several types of connections that can be made to a PCI-E link. For chip-tochip links, there is a standard PCI-Express footprint that Agilent probes using our soft touch technology. For card edge applications, we offer what is commonly called an interposer, or sometimes called a slot connector. And for applications where there is no place to probe, we offer a flying lead probe that allows access to the 2.5Gb/s data.




The N4228A is a half size midbus cable that is ideal for x1, x2 and x4 lane widths where board space is at a premium. It is the smallest probe available on the market today.



The flying leadset is ideal for customers who may have no board space for a midbus footprint, or who's midbus footprint may have accidentally disappeared between board revs. It provides full speed access to the 2.5Gb/s, and is small enough to probe in extremely tight spaces. It provides support for up to x16 PCI-E, and has the added benefit of being compatible with the Infiniimax scope probes as well (they both use the same 82-ohm resistors).



Let's look at the second of three system issues – Acquiring the signals.



8bbyteX indicates the lane in which the packet starts.

In a x16 configuration, packets may start on lane 0, 4, 8, 12 (represented by 8bbyte0, 8bbyte1, 8bbyte2. 8bbyte3, respectively)

To dramatically increase triggering capability, we are putting 4 programmable Packet level recognizers into the LAI box for each direction of a link (8 total). These recognizers can be programmed to look for matches to fields within the packet header as well as the first 5 bytes of the data payload. The box will then send simple event recognition notification back to the LA, which can then do full sequencing on those event inputs.

An example: trigger on "packet A" inbound followed by "packet B" outbound followed by "packet C" inbound.


The packet recognition setup is done thru an easy to use hierarchical GUI on the LA to set different fields within a packet to specific values or "Don't care".

	ger Capability Through Agilent Pa ecognizers will exist in the Analysis Pro							
	ed in hardware, includes GUI							
-	es in each Header Recognizer (Recogniti							
<ul> <li>Recognizers send simple event notification back to Logic Analyz</li> </ul>								
· · · J								
• Full, Robus	t Logic Analyzer Sequencing will be ava	•						
-	• • • •	•						
• Full, Robus	• • • •	•						
<ul> <li>Full, Robus notification</li> </ul>	bits.	ilable on event						
<ul> <li>Full, Robust notification</li> <li>Recognizer 0:</li> </ul>	• • • •	Ilable on event ▼ □ Trigger on 0						
<ul> <li>Full, Robus notification</li> </ul>	bits.	ilable on event						
<ul> <li>Full, Robust notification</li> <li>Recognizer 0:</li> </ul>	bits. 3DW Memory Read Request	Ilable on event ▼ □ Trigger on 0						


To dramatically increase triggering capability, we are putting 4 programmable Packet level recognizers into the LAI box for each direction of a link (8 total). These recognizers can be programmed to look for matches to fields within the packet header as well as the first 5 bytes of the data payload. The box will then send simple event recognition notification back to the LA, which can then do full sequencing on those event inputs.

An example: trigger on "packet A" inbound followed by "packet B" outbound followed by "packet C" inbound.


The packet recognition setup is done thru an easy to use hierarchical GUI on the LA to set different fields within a packet to specific values or "Don't care".



The N4220B allows you to define your packet header with great detail (up to 24bytes) for very precise triggering and searching. The N4220B also handles all of the bit ordering, scrambling, 8b/10b encoding, etc.



This gives you an idea of how the packet recognizers work. When you compare this to the slide three before this one, you can see how much easier it is to trigger on a complex packet, and how it does not consume the logic analyzer resources (which is especially important for the larger lane widths where a packet can start in multiple lanes and the trigger must look for it in each of those lanes). Each N4220B has four of the packet recognizers per direction built-in to it (for a total of 8).




Let's look at the third of three system issues – Displaying the signals.

Packet Decode         Packet Decode         Lane Data         Can         Con         Lane Data         Ch         Con         Can         Can         Con         Can         Can         Con         Can         <	Ill Screen Close for press ES	XI p Tools Markers Run/Stop Listing Window Help			_								1	18 >
	when the bless Es	Packet Decode				1	.ane [	Data					Ch	
-0 00 41 41 41 44 44 44 44 44 44 44 44 44 44														•
-7 00 41 41 41 44 48 44 41 41 41 48 44 41 41 41 41 48 44 41 41 41 41 42 10.2 10.2 10.2 10.2 10.2 10.2 10.2 10.														1
-6 00 41 41 41 41 41 41 41 41 41 41 41 41 41														
-5														
-4         00         NC         NC<														1
-5 00 11 C 1C 1														
-2 00 10 10 10 10 10 10 10 10 10 10 10 10														
-1. 00 12 12 12 12 12 12 12 12 12 12 12 12 12														1
0.1 Heserved = 0 Hex 0.3 TLP Sequence Number = 000 Hex 0.3 Reserved1 = 0 Hex 0.4 Fut = 500 Heser, no data 0.5 Type = Remoty Read Request 0.6 Reserved2 = 0 Hex 0.7 T = TOD 3 = 0 Hex 0.9 TV = TLP Signer Not Freedont 0.10 EP = TLP Not Poincomed 0.11 Activitudes = Perfault Ordering, Pefault 0.12 Reserved3 = 0 Hex 0.13 Leopth = 000 Hex 0.14 Requester ID = 0000 Hex 0.15 Tup = 0 Hex 0.16 Adverse[1]: 0 = 0000 Hex 0.17 For Pr F7														1
0.2 TLP Sequence Number = 000 Hex 0.3 Reserved1 = 0 Hex 0.4 Part = JDV header, no data 0.5 Type = Memory Read Pequest 0.6 Reserved2 = 0 Hex 0.7 TC = TCO 0.8 Reserved3 = 0 Hex 0.10 EP = TLP Dispert Not Freent 0.11 After Data Performed Certains Perform 0.12 P = TLP Not Poissoned 0.13 A transft = 000 Hex 0.14 Requester 10 = 0000 Hex 0.15 Tag = 00 Hex 0.16 Lass DV Byte Enable = 0 Hex 0.17 First DV Byte Enable = 0 Hex 0.19 Reserved3 = 0 Mex 0.19 Reserved3 = 0 Hex 0.11 Reserved = 0 Hex 0.11 Reserved = 0 Hex 0.12 Reserved = 0 Hex 0.12 Reserved = 0 Hex 0.13 Reserved = 0 Hex 0.14 Requester 10 = 0000 Hex 0.15 Tag = 0.00 Hex 0.16 Lass DV Byte Enable = 0 Hex 0.17 First DV Byte Enable = 0 Hex 0.18 Address[31:2] = 0000 0000 Hex 0.19 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.20 LCCC = C779 bbl. Hex (000b) 1 End TLP = EMD =================================			***.00									D00.0	D00.	
0.3 Peserved1 = 0 Bex 0.4 Fut = 3DV header, no data 0.5 Type = Hemory Feed Request. 0.6 Peserved3 = 0 Hex 0.7 TC = TO 0 0.8 Peserved3 = 0 Hex 0.9 TD = TLP NOt Personn 0.10 EP = TLP NOt Personn 0.11 Act:Nutces = Pefault Ordering, Pefault 0.12 Peserved4 = 0 Hex 0.13 Length = 000 Hex 0.14 Requester 11 = 0000 Hex 0.15 Tag = 0.00 Hex 0.16 Length = 0.000 Hex 0.17 First DW Byte Enable = 0 Hex 0.18 Peserved4 = 0 Hex 0.19 Personn 0.19 Personn 0.19 Personn 0.19 Personn 1.1 Personn 2. Stat: TLP = STP ***********************************														
0.4 Fut = JDV header, no data 0.5 Type - Memory Brad Pequest 0.6 Reserved3 = 0 Hex 0.7 TC = TC0 0.8 Reserved3 = 0 Hex 0.10 EP - TLP higher Kot Freent 0.11 Activities For														
0.5 Type - Hemory Feed Request 0.6 Reserved = 0 Hex 0.7 TC - TO 0 Hex 0.9 TD - TLP Dispect Not Freesont 0.10 EP - TLP Not Personn 0.11 Actinutes = Pefault Ordering, Pefault 0.12 Reserved = 0 Hex 0.13 Length = 000 Hex 0.14 Requester 19 = 0000 Hex 0.15 Tag - 0.0 Hex 0.16 Later DN Byte Enable = 0 Hex 0.17 First DN Byte Enable = 0 Hex 0.18 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.10 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.10 Reserved = 0 Hex 0.10 Reserved = 0 Hex 0.10 Reserved = 0 Hex 0.10 Reserved = 0 Hex 1.1 Perserved = 0 Hex 1.2 TLP Equence Number = 000 Hex 1.3 Reserved = 0 Hex 1.4 Funt = DU header, no data 1.5 Type = Hency Read Request-Locked 2.6 Reserved = 0 Hex 1.7 TC = TOD 1.9 Reserved = 0 Hex 1.4 Funt = DU header, no data 1.5 Type = Hency Read Request-Locked 2.6 Reserved = 0 Hex 1.7 TC = TOD 1.9 TLP Elges Not Freesont														E
0.6 Beserved = 0 Hex 0.7 TC + TC0 0.8 Reserved = 0 Hex 0.10 TF TLD Diggest Not Freesent 0.10 EP = TLD Not Poisoned 0.11 Actributes = Default Ordering, Pefault 0.12 Reserved = 0 Hex 0.14 Requested to 1 Hex 0.15 Length = 000 Hex 0.16 Length = 000 Hex 0.17 First DU Nyte Knable = 0 Hex 0.18 Address[31:2] = 0000 D000 Hex 0.19 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.11 Reserved = 0 Hex 0.12 Length = 000 Hex 1.1 Reserved = 0 Hex 1.2 TLP Sequence Number = 000 Hex 1.3 Reserved = 0 Hex 1.4 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.6 Reserved = 0 Hex 1.7 TC = TO 1.6 Reserved = 0 Hex 1.7 TC = TO 1.8 Reserved = 0 Hex 1.9 TC = TD Figues Not Present 1.9 TC = TD Figues Not Present 1.9 TC = TD Figues Not Present														1
0.7 TC - TCO 0.8 Reserved = 0 Hex 0.9 TD - TLP Not Prisoned 0.11 Attributes = Pefault Ordering, Pefault 0.12 Reserved = 0 Hex 0.13 Length = 000 Hex 0.14 Requester 15 - 000 Hex 0.15 Tag - 00 Hex 0.16 Last DW Byte Enable = 0 Hex 0.17 First DW Byte Enable = 0 Hex 0.18 Reserved = 0 Hex 0.19 Reserved = 0 Hex 0.20 Lock = 477 Bbith Hex (000) 1 Static TuP = TF = T														T
0.8 Peserved3 = 0 Hex 0.9 To TLD Signed Not Freence 0.10 EP * TLD Not Poiseoned 0.11 Activitudes = Pefault Ordering, Pefaul 0.12 Peserved4 = 0 Hex 0.13 Length = 000 Hex 0.14 Requester ID = 0000 Hex 0.15 To TU Signed Not Perate 0.16 Address[31:2] = 0000 Dex 0.19 Reserved5 = 0 Hex 0.10 Length = 000 Hex 0.10 Perate UD System 1 End TLP = EMD =================================														-
0.9 TD + TLP Digget Not Freesont 0.10 EF + TLP Not Poisoned 0.11 Attibutes = Default Ordering, Pefaul 0.12 Reserveds = 0 Hex 0.13 Length = 000 Hex 0.14 Requester 1D = 0000 Hex 0.15 Tag = 00 Hex 0.16 Last DW Byte Enable = 0 Hex 0.17 First DW Byte Enable = 0 Hex 0.18 Reserveds = 0 Hex 0.19 Reserveds = 0 Hex 0.19 Reserveds = 0 Hex 0.10 Lack - e779 bbit Hex (000b) 1 End TLP RED =														
0.10 EP = TLP Not Poisoned 0.11 Attributes = Petault Ordering, Pefault 0.12 Peserved = 0 Hex 0.14 Requester ID = 0000 Hex 0.14 Requester ID = 0000 Hex 0.15 Tarst UP Hype Knable = 0 Hex 0.16 Attributes = 0 Hex 0.19 Reserved = 0 Hex 0.10 Attributes = 0 Hex 0.10 Reserved = 0 Hex 1.1 Reserved = 0 Hex 1.2 TLP Sequence Number = 000 Hex 1.3 Reserved = 0 Hex 1.3 Reserved = 0 Hex 1.4 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.5 Reserved = 0 Hex 1.6 Reserved = 0 Hex 1.7 TC = TOO 1.8 Reserved = 0 Hex 1.9 Reserved = 0 Hex 1.9 Reserved = 0 Hex 1.9 Reserved = 0 Hex 1.0 TC = TOO Hex 1.0 TC = TOO 1.0 TC =														
0.12 Peserved4 = 0 Hex 0.13 Length = 000 Hex 0.14 Requester ID = 0000 Hex 0.15 Tap = 00 Hex 0.16 Last DV Byte Enable = 0 Hex 0.16 Last DV Byte Enable = 0 Hex 0.17 First DV Byte Enable = 0 Hex 0.18 Address[31:2] = 0000 0000 Hex 0.19 Reserved5 = 0 Hex 0.20 LCRC = c779 bbd1 Hex (000b) 1 End TLP = EMD =================================		EP = TLP Not Poisoned												
0.13 Length: 000 Hex 0.14 Requester 10 = 0000 Hex 0.15 Tag = 00 Hex 0.15 Tag = 00 Hex 0.16 Lass DW Byte Enable = 0 Hex 0.17 First DW Byte Enable = 0 Hex 0.10 Address[31:2] = 0000 1000 Hex 0.19 Reserved = 0 Hex 0.20 LCC = 779 BHS Hex (0000) 1 End TLP = EMD =================================			aul.											
0.19 Pequester ID = 0000 Hex 0.15 Tap = 00 Hex 0.16 Last DV Byte Exable = 0 Hex 0.17 First DV Byte Knable = 0 Hex 0.19 Reserved = 0 Hex 0.20 LCRC = c779 bhdt Hex (0000) 1 End TLP = EMD														
0.15 Tag = 00 Hex 0.16 Tag = 00 Hex 0.17 First DW Byte Enable = 0 Hex 0.18 Address[31:2] = 0000 0000 Hex 0.19 Reserved5 = 0 Hex 0.20 LCCC = 779 Bbd1 Hex (000b) 1 End TLP = EMD =================================														
0.16 Les DV Byte Enable = 0 Hex 0.17 First DV Byte Enable = 0 Hex 0.18 Address[J1:2] = 0000 0000 Hex 0.19 Reserved = 0 Hex 0.20 LCRC = c779 bhdt Hex (000b) 1 End TLP = EMD														
0.17 First DW Syte Knable = 0 Nex 0.18 Address[31:2] = 0000 0000 Nex 0.19 Reserved = 0 OBEx 0.20 LCC = 779 bbl Nex (000) 1 End TLP = EMD =================================														i i
0.10 Address[91:2] = 0000 0000 Hex 0.19 Reserved = 0 Hex 0.20 LCRC = c779 bhdt Hex (0000) 1 End TLP = EMD														L.
0.19 Reserveds = 0 Hex 0.20 LCCC = C729 bbl Hex (000) 1 End TLP = EMD =================================														1
t End TLP = EMD       ====================================	0.19													
2 Stair TLP = STP ***********************************														
<pre>2.1 Peserved = 0 Hex 2.2 TLP Sequence Number = 000 Hex 2.3 Reserved = 0 Hex 2.4 Fmt = 10W header, no data 2.5 Type = Memocy head Request-Locked 2.6 Reserved2 = 0 Hex 2.7 TC = TC0 2.8 Reserved3 = 0 Hex 2.9 TLP = TLP Dipers Not Present </pre>														
1.2       TLP Sequence Number = 000 Hex         2.3       Reserved1 = 00 Hex         2.4       Fmt = 3DV header, no data         2.5       Type = Menory Read Pequest-Locked         2.6       Reserved2 = 0 Hex         2.7       TC = TC0         2.8       Reserved3 = 0 Hex         2.9       TO = TLD Section Kor Present			***.00	FB							K27.7	D00.0	000.	
2.3 Reserved1 = 0 Mex 2.4 Fint = 700 Header, no data 2.5 Type = Memory Read Request-Locked 2.6 Reserved2 = 0 Mex 2.7 TC = TCO 2.8 Reserved3 = 0 Mex 2.9 TD = TLP Digest Not Present														1
2.4         Fint = 10U header, no data           2.5         Type = Menory Read Pequest-Locked           2.6         Reserved2 = 0 Mex           2.7         TC = TCO           2.8         Reserved3 = 0 Mex           2.9         TO = TLD Super Not Present														
2.5 Type = Hemory Read Pequest-Locked 2.6 Reserved2 = 0 Hex 2.7 TC = TCO 2.8 Reserved3 = 0 Hex 2.9 TD = TLP higher Not Present TC = TLP content Not Present														1
2.6 Beserved2 - 0 Hex 2.7 TC - TCO 2.8 Reserved3 - 0 Hex 2.9 TD - TLD Figeent Not Present														
2.7 TC = TCO 2.0 Reserved3 = O Mex 2.9 TD = TLP Digest Not Fresent														1
2.9 TD = TLP Digest Not Present														
	2.8	Reserved3 = 0 Hex												18
2.10 EP = TLP Not Poisoned														
	2.10													¥ 2
	4												F	


This slide gives an overview of the decode that is offered by the logic analyzer. Each packet is displayed in the "packet decode" label with its full content listed. It also offers a "lane data" label that provides the traffic in each lane; a "character names" label that gives the k and d codes; and a "lane decode" label that decodes the k/d codes (i.e. TS1, TS2, SKP, COM, etc.).


Agilent's Logic An	alysis Strengths	
Dedicated Packet Triggerin	9	
<ul> <li>Comprehensive triggering</li> </ul>	capabilities	
<ul> <li>Reduces time to root cause</li> </ul>	e of problem	
🗹 16900 and 16700 Logic Anal	yzer Support	
🗹 Quick lock time and minima	al eye requirements	
🗹 🛛 Packet Decode Tool		
<ul> <li>Packet level information</li> </ul>		
<ul> <li>Highly customizable</li> </ul>		
☑ LIVE, DEMONSTRATED x16	capture	
DEEP Symbol Capture		
<ul> <li>Up to 2G PCI Express Symbol</li> </ul>	ools	
🗹 Slot, Midbus and Flying Lea	d Connections	
🗹 General Purpose Solution –	Logic Analyzer extensible to other technolog	jies
🖌 Cross bus analysis		
Breadth of Agilent's solutio	n	
PCI Express Protocol Test	Agilent Technologies	Page 24


In summary, Agilent's Logic Analysis solution for PCI Express offers many important benefits.





This section will highlight Agilent's protocol tools for PCI Express.














# **Protocol Exerciser and Analyzer Key Capabilities**

### **Overview**

#### Analyzer

- Patented Dynamic Triggering
- · Root cause and performance analysis
- GUI with trigger, search and filter capabilities to intuitively interpret PCI Express traffic
- Key tool to Debug and bring up PCI Express designs more easily and faster

#### Exerciser


- Generating and responding on arbitrary bus traffic fully controllable with the protocol exerciser
- GUI, CAPI and TCL Interface
- · Testing the error behaviour of designs by inserting protocol variations with errors
- Supports to be compliant to the industry wide defined standards to validate debug and bring up PCI Express designs easier and faster
- Emulation of devices and automated protocol checking

PCI Express Protocol Test

Agilent Technologies


Page 32


#### **Protocol Analyzer Key Features** Bring up PCI Express designs fast down the design food-chain • Non-intrusive ("snooping") Protocol Analyzer supporting PCI Express x1, x2, x4 and x8 • Supports Specification 1.0 and 1.0A · Sophisticated trigger capabilities with patented Dynamic Triggering and storage qualification 1GB Trace Memory Root cause analysis • GUI with Graphical Trigger setup, search and filter capabilities to intuitively interpret PCI Express transactions Easy navigation within captured trace · Hierarchical view Packet view Transaction view Customizable view of captured transaction · Analysis of transactions between system and add-in card · Slot interposer probe and soft touch midbus probe · Captures training sequences, Data Link Layer Packets and Transaction Layer Packets - Both directions simultaneously, interleaved display, including time-stamps · LAN interface for remote control and to share applications · FPGA based to easy update **Agilent Technologies** PCI Express Protocol Test Page 33



Trigger Setup (Offline) Elle Setup Help Cool III IIII IIIIIIIIIIIIIIIIIIIIIIIIII	_D×	
State:     State:     Add     Ferm       IF     IF     NOT     TRUE     +       IF     IF     NOT     TRUE     +       IF     AND     OB     NOT     Countert     +       IF     NOT     IF     NOT     Countert     +       IF     IF     NOT     Countert     +     -       StoreUpstream,StoreDownstream     If     If     If     If       StoreUpstream,StoreDownstream     If     If     If       IF     NOT     TRUE     +     -       StoreUpstream,StoreDownstream     If     If     If	Trigger Visualization ELSE IF TRUE StoreUpstream,StoreDownstream IF NOT TRUE AND Counter1 OR Counter2 AND NOT Counter2 StoreUpstream,StoreDownstream UF TRUE AND Counter1 StoreUpstream,StoreDownstream UF TRUE AND Counter1 StoreUpstream,StoreUpstre	
	Show Conditions 🔽 Show Actions	

### **Protocol Exerciser Key Features** Bring up PCI Express designs fast down the design food-chain • PCI Express Spec. Rev 1.0 and 1.0a (switchable w/o FPGA Reload) • Supporting PCI Express x1, x2, x4 and x8 • Supports Specification 1.0 and 1.0A • 2 M of data memory · Transmits and receives PCI Express traffic at full bandwidth · Generate single packets or sequences of packets · Responds autonomously to incoming requests · Controlled via GUI, DCOM or TCL interface • Record and replay Analyzer and Exerciser · Error Insertion · LAN interface for remote control and to share applications · FPGA based to easy update **Agilent Technologies** PCI Express Protocol Test Page 36





### Protocol Test Card for easy and cheap compliance testing to help enable the PCI Express market

The Agilent E2969A protocol test card performs tests to verify and ensure compliance with PCI Express as defined by the PCI-SIG. In addition, the card also guarantees the interoperability of the DUT with other PCI Express devices. It is primarily for use by R&D engineers who wish to validate the functional compliance of their PCI Express-based designs, including chips, add-in cards or systems.

The protocol test card is a collaborative development between Agilent and Intel that coincides with the Intel product development solution for enabling the PCI Express market.

The objective of the card is to give each engineer working on PCI Express designs the possibility to easily and inexpensively test compliance to the standard of the design without any programming effort.

It offers automated pre-programmed compliance tests for the transaction and data link layer and connection to the protocol analyzer

The PTC is field upgradeable FPGA-based card and offers a USB 2.0 interface for programming and topology simulation mode.

It supports add-in cards with up to x16 lane width

The protocol test card provides three test modes. During the add-in card test mode, the card is plugged in between the system and the add-in card. It monitors the behaviour of the add-in card, its device drivers and operating system in response to a range of inserted errors. The platform test mode monitors the behaviour of the platform, its device drivers and OS, also in response to various error conditions. During the topology simulation mode, the protocol test card appears as a complex PCI Express topology. It aids in verifying the PCI Express compliance of the BIOS, so that it is able to detect and initialize a complex PCI Express topology.

## **E2969A Protocol Compliance Test (PTC)** PTC GUI – main view and Report view

<u>F</u> ile ⊻iew <u>T</u> e	ests <u>H</u> elp		X-III Agilent E2969A Protocol Test Card for PCI Express - Report	• • •					
🕨 🔳 🛛 🖻 😒	🕺 🛃   🛍		File Edit Opened the DUT						
Execute Status	Name	Description	<pre></pre>	-					
PASSED	DLL.5.3#2	Discard TLP on bad LCRC, s	(DUT DeviceId="0Xabcd" VenderId="0X1855")	-					
🔟 n/a	DLL.5.2#15	If a normal TLP (one with	(INED)						
💷 n/a	DLL.5.3#3.1	received and its LCRC do CRC, discard the TLP, fre							
💷 n/a	DLL.5.2#2	associated with it, sched transmission if one is not	<pre><asserttag assertion="DLL.5.3#2.0" status="INFORMATIONAL"></asserttag></pre>						
💷 n/a	DLL.5.3#3.2	report an error associated							
🗆 n/a	DLL.5.2#1	Retransmit TLP on NAK	<pre><info> START - Programming PTC with trace buffer mask</info></pre>						
💷 n/a	DLL.5.2#1.2	Retransmit TLP until REPLAY	>						
💷 n/a	DLL.5.2#10	Ensure correct TLP order in	SUCCESS - Programmed PTC trace buffer mask 						
💷 n/a	DLL.5.2#1.2	Start REPLAY upon REPLAY	(INFO) START - Programming PTC with command						
💷 n/a	DLL.4.1#2	All reserved fields must be 0							
💷 n/a	DLL.5.2#16	DLLP with undefined encoding	SUCCESS - Programming PTC with command						
- Into	DI LE 2417	Denet over en urenz ceaue	START - ARMing PTC						
			<pre>(/INTO) CINFO) SUCCESS - ANDEING PTC (/INTO) SUCCESS - Reading VendorID and DeviceID STATT SUCCESS - Reading DUT Config space (/INTO) STATT - DISANDING PTC (/INTO) STATT - DISANDING PTC</pre>						


## **CAPI Leverage Summary**

- The objective of the CAPI is to provide the maximum flexibility through our hardware architecture and programming model
- · API has been evolved and optimized to meet the new serial protocol aspects
  - · Serial protocol parameters are comprehensively addressed
  - Some parameters are not applicable any more (termination, ...)
- Architecture and Resources are similar to PCI
- Programming Model is identical
  - Block / Behavior programming
  - Property concept
- $\rightarrow$ Programming expertise can be leveraged to 100%
- $\rightarrow$ Similar to moving from PCI to PCI-X


PCI Express Protocol Test

Agilent Technologies

Page 40



This section will highlight some web resources for PCI Express.



Agilent is ready now with solutions to address problems across the entire spectrum of the PCI express application space. From physical layer testing to application testing.



Agilent's list of application information is continually growing. See the web site on this slide for the lastest information on application notes, design guides, and solution information for PCI Express deployment.